K. Mamatha, and Shaik Taj Mahaboob. “A Novel Technique for Designing Ternary Logic Arithmetic Circuits Using GNRFETs to Enhance Energy Efficiency and Circuit Performance”. International Journal of Nanoelectronics and Materials (IJNeaM) 19, no. 4 (October 14, 2026): 685–693. Accessed October 22, 2026. https://ejournal.unimap.edu.my/index.php/ijneam/article/view/3687.