[1]
K. Mamatha and Shaik Taj Mahaboob, “A novel technique for designing ternary logic arithmetic circuits using GNRFETs to enhance energy efficiency and circuit performance”, IJNeaM, vol. 19, no. 4, pp. 685–693, Oct. 2026.