

# Experimental Performance Analysis of Fabricated Si/Ge Thin Film Structure

Sh. M. Eladl\* and K. A. Sharshar

Radiation Engineering Dept. National Center for Radiation Research and Technology (NCRRT),  
Egyptian Atomic Energy Authority (EAEA), Cairo, Egypt

Received 2 April 2022, Revised 14 July 2022, Accepted 11 August 2022

## ABSTRACT

*This paper is devoted to the evaluation of a Silicon/Germanium (Si/Ge) thin film structure based on experimental measurements. An electron beam evaporator was used to fabricate this structure. The sample was prepared under high vacuum conditions (pressure of  $10^{-5}$  Torr, power of 6 kV and current of 200 mA). At these conditions, it was possible to get films with thickness of approximately 300 Å. The capacitance–voltage (C–V) and current–voltage (I–V) measurements of the sample were performed by a staircase sweep of voltages from 0 to 5 V and back from 5 to 0 V at room temperature. The sample exhibits a low hysteresis in measurements; this hysteresis is gradually removed when the sample is exposed to temperatures until 80 °C using a Carbolite Oven. It is also observed that both C–V and I–V characteristic curves of the sample has been smoothed. This sample exhibits an electroforming behavior as a metal-oxide-semiconductor (MOS) device over a short time duration of the selected staircase double sweep, hence it can be exploited as a fast switching element in digital microelectronic circuits. In addition, the hysteresis changes over the range from room temperature until 80 °C have opened the door to the possibility of exploiting this sample as a proximity temperature sensor within that range of temperature.*

**Keywords:** Capacitance–Voltage (C–V); SiGe thin films; Electron beam evaporator; MOS capacitor

## 1. INTRODUCTION

Germanium (Ge) and silicon (Si) have been considered as the most effective materials based electronic and optoelectronic devices. The motivating power for integration of Ge with Si attributes to its high carrier mobility, high absorption coefficient near the wavelength (1550 nm), quasi-direct band structure and relevance with Si processing technology. To date, the metal-oxide-semiconductor field effect transistor (MOSFET) is based on integration of Ge on Si [1,2], also, light emitting devices, some sensors, all electronic and optoelectronic devices are based on silicon and germanium integration [3], it is required to isolate the substrate and germanium to reduce the parasitic capacitance and leakage current [4].

Deposition of silicon over germanium technique has been used in a very wide range of applications, such as photodetectors, microelectronics, different types of photovoltaics and photonic circuits [5-6]. Beside these, there is a great interest in the complete spectrum solar cells and wide spectral optical detectors; also it is possible to provide the fabrication of Si/Ge micro or nano applications in both one dimensional and two dimensional scales due to their low thermal conductivity, and high mobility of electron and hole. In addition, they have a good compatibility with complementary metal-oxide-semiconductor (CMOS) which helps in extension to mid-infrared transparency [7].

\* shaban\_45@yahoo.com

Seongjae Chio, *et al* [8] fabricated and characterized a 1550-nm photodetector based integration of germanium over silicon coupled with silicon over silicon-on-insulator (SOI) platform. The effect of different metallization techniques on the responsivity characteristic has been studied. Compared to the photodetector based on a bulk metal contact, it demonstrated some improvements in the optical characteristics at low voltage operation.

Silicon over germanium has the ability to allow growing of high quality IV semiconductors group as virtual memory pixels for the silicon photonic circuits. In addition, germanium layers can be used as waveguides and resonators in the fabrication of passive components. Thus, the growth of Ge on Si will be highly beneficial and cost-effective technology for the hetero epitaxial scheme. Ultra-high vacuum conditions are no longer required to deposit the Ge on Si substrate to minimize the cost and to avoid the thermal budget effect of the deposition process [9].

The thermal budget is the balance between the absorbed heat of the sample and its radiated heat under the applied vacuum. Since the ultra-high vacuum enables short processing time and lowers thermal budget, this effectively reduces the defects in the sample; consequently, a higher mobility carrier, lower hysteresis voltage, and higher interface trap density can be achieved [10]. The integration of silicon over germanium is a very useful method for a wide range of applications, such as low cost III-V solar cells, on-chip photonic integrated circuits, CMOS applications and others. Most electrical and optical designs and wafer bonding technology of wide band gap applications are based on the top Si thin film [11-12].

The capacitance–voltage (C-V) hysteresis of thin film structures is attributed to electron charging and discharging of the nanocrystals by direct tunneling through the ultra-thin oxide between the nanocrystals and the substrate [13-14]. The C-V hysteresis effects are attributed to tunneling through deep traps in the oxide. Some residuals can remain within the fabricated sample. These residuals can create intrinsic defects in the layers and unexpected charge trapping results in hysteretic behavior. Depending on the behavior of the defects, counterclockwise or clockwise hysteresis can be observed [15-17]. In this present paper, the evaluation of Si/Ge thin film structure based on experimental measurements is conducted. An electron beam evaporator is used to fabricate this thin film. A double staircase bias sweep is applied across the sample with different time delays to analyze the hysteresis property of the capacitance and conductance.


## **2. EXPERIMENTAL WORK**

### **2.1 Sample Preparation**

An electronic beam evaporator was used to grow the purified germanium and silicon over the glass substrate. The electric current was increased gradually through the evaporation boat to avoid breaking. When the temperature of the boat reached to the required temperature the deposition process starts with constant rate. After that, the power supply was turned off and the sample was left in a high vacuum condition. Figure 1(a) shows a schematic view of the obtained sample. As can be seen, the fabricated layer of Si or Ge or Si/Ge on a glass substrate has top electrodes. The evaporation rate was controlled through a power supply of a variable transformer (with maximum voltage of 6 kV and current of 500 mA) and adjusted by a thickness monitor. The distance of the substrate is 15 cm away of the evaporating boat. This process produced films having a thickness of about 300 Å which were suited for electrical measurements. During Si growth, the deposition of Ge on Si was monitored by electron-beam evaporation. Strained Si/Ge layer has been grown on glass substrates using electron-beam evaporation deposition.

## 2.2 Test Equipment

Figure 1(b) shows an experimental setup for measuring current-voltage (I-V) characteristics of the sample. The I-V characteristic measurements of Ge and Si films were preformed by Agilent 4155B Semiconductor Parameters Analyzer. These measurements were conducted at room temperature. The same instrument was exploited to apply a voltage across the sample and to measure the current through the films at the same time. To ensure a proper connection to the sample, a custom designed sample holder with aluminum electrode was used. In this arrangement the films is sandwiched between two circular electrodes from aluminum. The I-V characteristics of these films have been studied using a custom built electrical switching analyzer and the current sweep.




**Figure 1.** (a) Schematic view of the prepared sample of SiGe thin film structure, (b) Experimental setup for measuring I-V characteristics of the sample, (c) Experimental setup for measuring C-V and G-V characteristics of the thin film sample.

Figure 1(c) shows an experimental setup for measuring C-V and conductance-voltage (G-V) of the thin film sample using HP 4280A C-V Plotter. The sample under test was prepared as a two terminal device and connected properly to the C-V plotter to eliminate the mutual inductance between test leads and also to reduce the effects of environmental noise. To verify the best operation, an internal built in self-test signal was applied before stating measuring steps. The C-V plotter was adjusted at the C-V mode to measure the characteristics of the sample with the selected function at each step of a swept bias voltage supplied from the internal source of the instrument.


### 3. RESULTS AND DISCUSSION

The measurement of C-V is an effective method to analyze the performance of the thin film structure in terms of its dielectric and the quality of the insulator-semiconductor interface. In principle, the evaluation of capacitance against voltage can be done by moving the applied voltage over the p type material from negative voltage to positive voltage which means from accumulation to inversion or over the n type material from positive voltage to negative voltage which means from inversion to accumulation. The capacitance variation of the fabricated Si/Ge thin film sample as a function of a forward applied bias voltage (C-V) ranged from 0 to +5 V at room temperature is shown in Fig. 2. As can be seen from the figure, the capacitance varies from 0 to 700 pF as the applied voltage varies from 0 to +5 V. A counter clockwise hysteresis is present over the voltage range from 3.3 V to 1 V.




**Figure 2.** Variation of capacitance against forward applied voltage at room temperature, counterclockwise hysteresis from 3.3 V to 1 V.

The capacitance variation of the fabricated Si/Ge thin film sample as a function of a reverse applied bias voltage (C-V) ranged from 0 to +5 V at room temperature is shown in Fig. 3. Since the prepared sample may expose to external conditions like moisture, temperature, pressure, dust, environmental contamination, and humidity, it will exert mixing effects on its insulation characteristics, leading to equivalent parameters fluctuation and further resulting in the measurement error. The capacitance changes are due to the variation in electric permittivity. It is also observed that, a counter clockwise hysteresis takes place from 5 V to 2 V.




**Figure 3.** Variation of capacitance against applied reverse voltage at room temperature, counterclockwise hysteresis from 5 V to 2 V.

The hysteresis values of the measured capacitance or current is the maximum difference between measured output when the applied voltage approaching back from maximum to minimum. The hysteresis value is positive or negative. The positive percentage means the measured value has a higher value when the input quantity is back from maximum to minimum than the obtained value when the input quantity goes from minimum to maximum. Hysteresis in C-V measurements on thin film cells is also found by others due to the presence of deep states and the absence of Cu [18, 19]. To avoid the environmental errors resulting from the external conditions, it is required to eliminate or to reduce these undesirable errors by keeping the conditions of the experimental setup as constant as possible. The current variation of the fabricated Si/Ge thin film sample as a function of a forward applied bias voltage (I-V) ranged from 0 to +5 V at room temperature is shown in Fig. 4. As can be seen from the figure, the solid line represents the current with a nonlinear variation against the applied forward voltage and increase with the increase of it. The dotted line represents the variation of current with the applied voltage when the latter is varied from +5V to 0V. A small counter clockwise hysteresis is present from 0 V to 0.7 V, while a larger clockwise hysteresis takes place over the voltage range from 0.7 V to 5 V.




**Figure 4.** Variation of current against forward applied voltage at room temperature, counterclockwise hysteresis from 0 V to 0.7 V, clockwise hysteresis from 4 V to 0.7 V.

The current variation of the fabricated Si/Ge thin film sample as a function of a reverse applied bias voltage (I-V) ranged from 0 to +5 V at room temperature is shown in Fig. 5. As can be seen from the figure, the solid line represents the current with a nonlinear variation against the applied reverse voltage and increase with the increase of it. The dotted line represents the variation of current with the applied voltage when the latter is varied from +5V to 0V. A little clockwise hysteresis from 5 V to 0 V is still present over the same voltage range as exhibited in the forward connection.




**Figure 5.** Variation of current against reverse applied voltage at room temperature, clockwise hysteresis from 5 V to 0 V.

The variation of current against the applied voltage when the sample is experienced to a thermal heating of 80 °C by Carbolite Oven is shown in Fig. 6. As shown from the figure, the hysteresis of the I-V characteristic is removed by the heat. When reversing the connection of the sample, a little change in I-V curve takes place as in Fig. 7. The curves also become smooth instead of jagged type. In order to improve the hysteresis that occurred in the capacitance and current measurements, the sample was inserted into an electric furnace and the temperature was gradually raised to 60 °C for 15 minutes and taken out of the oven and observed the resulting effect on the properties of the sample, where there was a somewhat improvement in the hysteresis that existed before.




**Figure 6.** Variation of current against reverse applied voltage at temperature  $T=80\text{ }^{\circ}\text{C}$ , very little clockwise hysteresis from 5 V to 0 V.



**Figure 7.** Variation of current against forward applied voltage at temperature  $T=80\text{ }^{\circ}\text{C}$ , little counterclockwise hysteresis from 5 V to 0 V.

The sample was inserted into the oven again and the temperature was raised to  $70\text{ }^{\circ}\text{C}$  for another 15 minutes. Further improvement was found in the hysteresis that was present before. Then the sample was inserted into the oven again and the temperature was raised to  $80\text{ }^{\circ}\text{C}$  for another 15 minutes. The improvement reached its peak at that temperature and was not affected by any increase in temperature after that as shown in Fig. 8.



**Figure 8.** Variation of capacitance against forward applied voltage at temperature  $T=80\text{ }^{\circ}\text{C}$ , little clockwise hysteresis from 5 V to 0.5 V

#### 4. CONCLUSION AND FUTURE WORK

An experimental measurement analysis of fabricated Si/Ge thin film structure is developed in this article. The deposition time of the prepared sample using electronic evaporator was two hours and carried out at room temperature. The vacuum value was approximately  $1 \times 10^{-5}$  Torr. The deposition process was carried out of about 30 sec. The sample exhibits a low hysteresis for all measurements of capacitance and current over the range of applied voltage. This hysteresis was removed gradually when the sample is experienced to a temperature varied from  $60\text{ }^{\circ}\text{C}$  to  $80\text{ }^{\circ}\text{C}$ .

The capacitance and current characteristics are also became smooth instead of being jagged. Since the sample exhibits an electrical hysteresis ranging from a considerable hysteresis at room temperature to a negligible hysteresis at 80 °C, this type of sample can be exploited as a proximity sensor to ambient temperatures ranging from room temperature to 80 °C. Moreover, the short time duration of the selected staircase double sweep has allowed to the possibility of exploiting this sample as a fast switching element for the microelectronics applications. As a future extension to this study, the electrical and optical properties of another fabricated sample of Si/Ge alloy can be exploited in microelectronic devices as a fast speed device. Since this sample exhibits an electroforming mode as a MOS device, it can be exploited as a fast switching element in digital microelectronic circuits.

## REFERENCES

- [1] H. Liu, G. Han, Y. Liu, Y. Hao "High mobility Ge pMOSFETs with ZrO<sub>2</sub> dielectric: impacts of post annealing" *Journal of Nanoscale Research Letters*, Vol.14, No. 1, P.202, 2019. <https://doi.org/10.1186/s11671-019-3037-4>.
- [2] L. Hutin, C.L. Royer, J. Damlencourt, J. Hartmann, H. Grampeix, V. Mazzocchi, C. Tabone, B. Previtali, A. Pouydebasque, M. Vinet, O. Faynot "GeOI pMOSFETs scaled down to 30-nm gate length with record off-state current" *Journal of IEEE Electron. Device Lett.*, Vol 31, No. 3, PP. 234-236, 2010. <https://doi.org/10.1109/LED.2009.2038289>.
- [3] Y. Salamin, P. Ma, B. Baeuerle, A. Emboras, Y. Fedoryshyn, W. Heni, B. Cheng, A. Josten, J. Leuthold "100 GHz plasmonic photodetector" *Journal of ACS Photonics*, Vol. 5, No. 8, PP. 3291-3297, 2018. <https://doi.org/10.1021/acsp Photonics.8b00525>.
- [4] G. Lin, D. Liang, C. Yu, H. Hong, Y. Mao, C. Li, S. Chen "Broadband 400-2400 nm Ge heterostructure nanowire photodetector fabricated by three-dimensional Ge condensation technique" *Journal of Optic Express*, Vo. 27, No. 22, PP.32801-32809, 2019. <https://doi.org/10.1364/OE.27.032801>.
- [5] Erteza Tawsif Efaz et al. "A review of primary technologies of thin-film solar cells" *Journal of Engineering Research Express*, Vol. 3, P. 32001, 2021. <https://doi.org/10.1088/2631-8695/ac2353>.
- [6] Shahzad Hussain et al. "Design and analysis of an ultra-thincrystalline silicon heterostructure solar cellfeaturing SiGe absorber layer" *IET Circuits Devices Syst.*, 2018, Vol. 12, No 4, pp. 309-314, 2018. <https://doi.org/10.1049/iet-cds.2017.0132>.
- [7] Ozan Aktas "Laser-Driven Phase Segregation and Tailoring of Compositionally Graded Microstructures in Si-Ge Nanoscale Thin Films" *ACS Applied Materials & Interfaces* , Vol. 12, No. 8, PP. 9457-9467, 2020. <http://dx.doi.org/10.1021/acscami.9b22135>.
- [8] Seongjae Chio, et al. "Ge on Si Photodetector with Enhanced Responsively by Advanced Metallization Geometry" *Journal of Semiconductor Technology and Science*, Vol, 20, No. 4, PP. 366-371, 2020. <http://dx.doi.org/10.5573/JSTS.2020.20.4.366>.
- [9] Jignesh Vanjaria et al. "Epitaxial Ge thin film Growth on Si Using a Cost-Effective Process in Simplified CVD Reactor" *ECS Journal of Solid State Science and Technology*, Vol. 9, No. 3, 2020. <http://dx.doi.org/10.1149/2162-8777/ab80b0>.
- [10] Joong-Won Shin and Won-Ju Cho. "Low thermal budget annealing technique for high performance amorphous In-GaZnO thin film transistors" *AIP Advances*, Vol. 7, P. 075111, 2017. <https://doi.org/10.1063/1.4995973>.
- [11] Saloni Chaurasia et al. "Epitaxial germanium thin films on silicon (100) using two-step process" *3rd International Conference on Emerging Electronics (ICEE)*, Mumbai, India, 19 October, 2017. <https://doi.org/10.1109/ICEEelec.2016.8074631>.
- [12] Zhihao Ren et al. "Heterogeneous Wafer Bonding Technology and Thin-Film Transfer Technology-Enabling Platform for the Next Generation Applications beyond 5G" *Journal of Micromachines*, Vol. 12, No. 946, PP. 1-28, 2021. <https://doi.org/10.3390/mi12080946>.



- [13] Piotr Wiśniewski and Bogdan Majkusiak “Charge-Trapping-Induced Hysteresis Effects in Highly Doped Silicon Metal–Oxide–Semiconductor Structures” *Journal of Materials*, Vol. 15, No. 8, P. 2733, 2022. <https://doi.org/10.3390/ma15082733>.
- [14] Naveen Kumar Tailor et al. “Influence of the A-site cation on hysteresis and ion migration in lead-free perovskite single crystals” *Journal of Physical Review Materials*, Vol. 6, P. 045401, 2022. <https://doi.org/10.1103/PhysRevMaterials.6.045401>.
- [15] Y. Yuan and J. Huang, Ion migration in organometal trihalide perovskite and its impact on photovoltaic efficiency and stability, *Journal of Accounts of Chemical Research*, Vol. 49, 286, 2016. <https://doi.org/10.1021/acs.accounts.5b00420>.
- [16] F. Yang, W. Zuo, H. Liu, J. Song, H. Liu, J. Li, and S. M. Jain, Ion-migration and carrier-recombination inhibition by the cation- $\pi$  interaction in planar perovskite solar cells, *Journal of Organic Electronics* Vol. 75, 105387, 2019. <https://doi.org/10.1016/j.orgel.2019.105387>.
- [17] Sami Bolat et al. “Engineering Bilayer AlO<sub>x</sub> /YAlO<sub>x</sub> Dielectric Stacks for Hysteresis-Free Switching in Solution-Processed Metal-Oxide Thin-Film Transistors” *Journal of Frontiers in Electronics*, Vol. 2, P. 804474, January, 2022. <https://doi.org/10.3389/felec.2021.804474>
- [18] David Albin and Joseph del Cueto “Correlations of Capacitance-Voltage Hysteresis with Thin-Film CdTe Solar Cell Performance During Accelerated Lifetime Testing” *IEEE International Reliability Physics Symposium (IRPS)*, Garden Grove, California, May 2-6, PP. 1-8, 2010. <https://doi.org/10.1109/IRPS.2010.5488811>.
- [19] D.S. Albin, et al., “Degradation and Capacitance-Voltage Hysteresis in CdTe Devices,” in *Reliability of Photovoltaic Cells, Modules, Components, and Systems II Proceedings of SPIE* Vol. 7412, 2009. <https://doi.org/10.1117/12.826471>.